

SMITH, GAMBRELL & RUSSELL, LLP

ATTORNEYS AT LAW

SUITE 800

1850 M STREET, N.W.

WASHINGTON, D.C. 20036

TELEPHONE

(202) 659-2811

FACSIMILE

(202) 659-1462

WEBSITE

www.sgrlaw.com

ATLANTA OFFICE

SUITE 3100, PROMENADE II

1230 PEACHTREE STREET, N.E.

ATLANTA, GEORGIA 30309-3592

(404) 815-3500

FACSIMILE (404) 815-3509

PRACTICING AS THE
BEVERIDGE, DEGRANDI, WEILACHER & YOUNG
INTELLECTUAL PROPERTY GROUP

July 12, 1999

Beveridge Degrand's etal



02-4300

Assistant Commissioner for Patents
Box PATENT APPLICATION
Washington, D.C. 20231

PATENT APPLICATION TRANSMITTAL LETTER

Re: Inventor(s): BETORI
Title: UN-PACKAGED OR SEMI-PACKAGED
ELECTRICALLY TESTED ELECTRONIC
DEVICE FREE FROM INFANTILE MORTALITY
AND PROCESS FOR MANUFACTURE
THEREOF

Attorney Docket No.: 33655YD002

Sir:

Transmitted herewith for filing are the following:

New patent application including 14 pages of text, a signed Declaration, and 6 sheets of formal drawings on plain paper.

Recordation Cover Sheet and an Assignment for recordation;

A Claim for Priority with a certified copy of Application No. RM.98-A/000014 filed in Italy on January 12, 1998;

Small Entity Form;

Preliminary Amendment; and

Counsel's check in the amount of \$420.00 which has been calculated as shown below.



Assistant Commissioner for Patents


July 12, 1999

Page 2

Basic Fee		\$760.00
Total Claims	(16 less 20 = 0) x (\$18.00)	00.00
Independent Claims	(2 less 3 = 0) x (\$78.00)	00.00
Multiple Dependent Claim charge	(\$260.00)	<u>00.00</u>
		SUBTOTAL \$760.00
- Less 50% if small entity status is established		<u>380.00</u>
		380.00
Assignment recordation fee	(\$40.00)	<u>40.00</u>
	TOTAL	\$ 420.00

If any additional fees associated with this communication are required, please notify the undersigned attorney by telephone and charge the fees to Deposit Account 02-4300. This includes, for example, any additional filing fees required under 37 C.F.R. § 1.16 and any patent application processing fees under 37 C.F.R. § 1.17.

Respectfully submitted,



Richard G. Young
Registration No. 20628

RGY

Francesco BETORI

Applicant or Patentee: _____ Attorney's
Serial or Patent No.: _____ Docket No.: _____
Filed or Issued: _____
For: UN-PACKAGED OR SEMI-PACKAGED ELECTRICALLY TESTED ELECTRONIC DEVICE FREE

EE

FROM INFANTILE MORTALITY AND PROCESS FOR MANUFACTURE THEREOF.

VERIFIED STATEMENT (DECLARATION) CLAIMING SMALL ENTITY
STATUS (37 CFR 1.9 (f) and 1.27 (c)) — SMALL BUSINESS CONCERN

I hereby declare that I am

- ☐ the owner of the small business concern identified below:
☒ an official of the small business concern empowered to act on behalf of the concern identified below:

NAME OF CONCERN EEMS ITALIA S.p.A.
ADDRESS OF CONCERN Viale delle Scienze - 02015 CITTADUCALE(RI),
Italy

I hereby declare that the above identified small business concern qualifies as a small business concern as defined in 13 CFR 121.3-18, and reproduced in 37 CFR 1.9 (d), for purposes of paying reduced fees under section 41(a) and (b) of Title 35, United States Code, in that the number of employees of the concern, including those of its affiliates, does not exceed 500 persons. For purposes of this statement, (1) the number of employees of the business concern is the average over the previous fiscal year of the concern of the persons employed on a full-time, part-time or temporary basis during each of the pay periods of the fiscal year, and (2) concerns are affiliates of each other when either, directly or indirectly, one concern controls or has the power to control the other, or third party or parties controls or has the power to control both.

I hereby declare that rights under contract or law have been conveyed to and remain with the small business concern identified above with regard to the invention, entitled
UN-PACKAGED OR SEMI-PACKAGED ELECTRICALLY TESTED ELECTRONIC DEVICE FREE (by inventor(s))
FROM INFANTILE MORTALITY AND PROCESS FOR MANUFACTURE THEREOF. described in

- ☒ the specification filed herewith
☐ application serial no. _____, filed _____
☐ patent no. _____, issued _____

If the rights held by the above identified small business concern are not exclusive, each individual, concern or organization having rights to the invention is listed below* and no rights to the invention are held by any person, other than the inventor, who could not qualify as a small business concern under 37 CFR 1.9 (d) or by any concern which would not qualify as a small business concern under 37 CFR 1.9 (d) or a nonprofit organization under 37 CFR 1.9 (e).

*NOTE: Separate verified statements are required from each named person, concern or organization having rights to the invention averring to their status as small entities. (37 CFR 1.27).

NAME _____
ADDRESS _____
☐ INDIVIDUAL ☐ SMALL BUSINESS CONCERN ☐ NONPROFIT ORGANIZATION

NAME _____
ADDRESS _____
☐ INDIVIDUAL ☐ SMALL BUSINESS CONCERN ☐ NONPROFIT ORGANIZATION

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR 1.28 (b)).

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which this verified statement is directed.

NAME OF PERSON SIGNING Vincenzo D'ANTONIO
TITLE OF PERSON OTHER THAN OWNER President
ADDRESS OF PERSON SIGNING Viale delle Scienze - 02015 CITTADUCALE(RI), Italy

SIGNATURE EEMS Italia SpA DATE 28th June 1999
VINCENZO D'ANTONIO
Presidente e Amministratore Delegato

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): BETORI

Serial No. : To be assigned

Filed : July 12, 1999

For : UN-PACKAGED OR SEMI-PACKAGED ELECTRICALLY TESTED
ELECTRONIC DEVICE FREE FROM INFANTILE MORTALITY AND
PROCESS FOR MANUFACTURE THEREOF

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

Please amend this application as follows before calculating the filing fee:

IN THE CLAIMS:

Claim 4, line 1, delete "or 3".

Claim 8, line 1, delete "or 7".

Please add the following claims which correspond in scope with original
claims 4 and 8 as dependent from claims 3 and 7, respectively:

15. An electronic device according to claim 3, characterized in that said
connection means for removable attachment of said pins to said silicon die are a double
sided adhesive tape or a glue.

16. An electronic device according to claim 7, characterized in that said
connection pins are distributed on all four side edges of the die.

REMARKS


This Amendment is submitted for the sole purpose of removing multiple

dependencies of the claims. New claims 15 and 16 have been copied from claims 4 and 8,
and are dependent from claims 3 and 7, respectively.

Respectfully submitted,

Smith, Gambrell & Russell, LLP
Beveridge, DeGrandi, Weilacher & Young
Intellectual Property Group

By:



Richard G. Young - PTO Reg No. 20628
1850 M Street, N.W. - Suite 800
Washington, D.C. 20036
Telephone: (202) 659-2811
Facsimile: (202) 659-1462

July 12, 1999

UN-PACKAGED OR SEMI-PACKAGED ELECTRICALLY TESTED
ELECTRONIC DEVICE FREE FROM INFANTILE MORTALITY AND
PROCESS FOR MANUFACTURE THEREOF

5

This invention broadly relates to manufacture of semiconductor electronic devices and more particularly concerns the realization of electronic devices in the form of silicon dies, namely un-packaged or semi-packaged devices, adapted to be directly mounted on supports or leadframes of various kinds, such devices being electrically tested and free of the so-called infantile mortality.

Before setting forth a detailed description of the prior art and of the problems this invention intends to solve, it is believed convenient to give some indications of the terminology commonly adopted in this field.

Under the term of electronic component, it is generally meant the assembly of an incapsulation or package and of a die or chip which represents the electronic device in the form of a "silicon platelet".

In the technology of the integrated semiconductor devices, the die represents the material unit or individual substrate on which all of the elements (active, passive, etc.) are manufactured. The concerned die is obtained after the technologic manufacturing process has been carried out on the silicon slice or disc (wafer) and represents a small fraction of it.

The wafer is obtained by means of a complex set of working steps that can be summarized as follows: oxidation; passivation; metal deposition; masking and etching of the layers; doping; etc.. The sequence of the manufacturing steps and the use of different materials are determined by the typologic parameters of the devices to be manufactured.

In view of its very small dimensions, the manufactured die is incapsulated in suitable casings or packages, provided with easily accessible connection terminals, designated as feet or pins. Such packages are made in plastic material, of thermosetting or thermoplastic type, in ceramics, in metal or composite materials. A single package can contain a single die, or multiple dies; in the latter use, they are also called Multiple-Chip-Modules (M.C.M.).

Under the term of support or strip, a mounting structure for the die is to be meant which can be:

a) a strip of metal plate or plastic material containing the connection (internal/external) pins on which the die is to be mounted;

b) a strip of ceramic, metal or plastic material or a printed circuit board on which both the die mounting pads and the connection tracks are realized by means of various techniques.

The concerned die is subsequently connected to the pads by means of various techniques:

- micrometric wires;
- metallized resilient connections;
- micrometric balls grown on the die.

The support, that can also include some auxiliary devices needed for its operation, such as resistors, capacitors, bridges and like, can be realized according to pre-established shapes, responding to various standard formats, or shapes determined by the free spaces available in the product in which it is used.

Under the term of burn-in, an accelerated ageing operation of the products is to be meant, which is carried out in stressed temperature conditions, by utilizing electric signals adapted to speed-up the defect appearance time. This operation allows to immediately discard all those products in which the failures would appear within a short time period, thereby eliminating the so-called infantile mortality of the electronic devices. In this way, it is possible to guarantee that the electronic components which overcome this test can operate in the best conditions for a certain number of operation years and only beyond such limit the concerned components are subject to natural ageing.

As above mentioned, the silicon platelets containing the electronic devices are usually encapsulated in casings or packages, of plastic or ceramic material, in order to be protected and to allow an easier connection thereof through their pins. The package, therefore, provides the devices with a number of capabilities, in particular, it makes manipulation thereof easier; furthermore it guarantees their mechanical strength in addition to providing protection against the external degenerative agents (such as humidity, saline atmospheres and like) during their operation and includes all necessary pins to assure their electric connection both to the external world and to the die, with associated possible welding spots.

There are a number of applications, however, in which, due to space restriction reasons or due to manufacturing reasons, it is necessary that the dies be directly mounted on the printed circuit boards (pcb) or on said ceramic supports, without being incapsulated within the above described packages.

Since the individual dies are not normally guaranteed as free from infantile mortality problems, the need of special dies, so called KGD (Known Good Die), that should be sorted, tested and free from infantile mortality, is being increasingly felt. These special components are manufactured by means of various processes, with continuous efforts to overcome the hard difficulties connected with their manipulation and with the electric contacts, in the first place due to the small dimensions of such components as well as of their auxiliary devices, as it is well known to those skilled in the art.

Due to the large and increasing demand of KGD devices, several manufacturing technologies have been developed for electric testing and artificial ageing of such devices. The most popular solutions are as follows: i) utilization of flexible contacts on the wafer; ii) application of removable contacts (by means of connections to provisional structures by means of micrometric wires or by application of small gold balls); iii) utilization of special sockets, for instance needle sockets.

As concerns the first approach, specially designed membranes are utilized that, through the micrometric electric contacts of the pads, enable the burn-in and the electric test of the dies to be carried out. As concerns the second approach, the dies are connected by means of micrometric electric wires to external contact points, through which it is possible to easily carry out the ageing and testing operations. Subsequently, the wires and the related welding spots are softly removed so that the components appear again in their original condition. This operation, when it is not carried out in correct way, causes damages to the pads with negative consequences to the reliability of the resulting device. The third approach utilizes special, also temperature resistant sockets, which contain micrometric electric contacts, for instance flexible needle shaped contacts, by means of which it is possible to contact the pads in order to perform the electric test and the burn-in operations.

The present flow chart for manufacturing un-packaged individual devices of the KGD type includes the following steps:

1a) – contacting the pads through special flexible membranes on the wafer, or

1b) – cutting, separating and identifying the dies,

1c) – catching the dies and depositing them in special sockets,

5 or

1d) – mounting and provisionally connecting the dies,

2) – electrically testing;

3) – burning-in

4) – finally electrically testing,

10 5) – removing the provisional connections (in respect of step 1d)), or

6) – cutting, separating, identifying and taking up (in respect of step 1a)),

7) – packaging.

15 In view of the high number of dies per wafer (in the order of hundreds / wafer) and of contact spots (in the order of tens / die) and due to the need to guarantee and assure their contemporaneous electric contact during a pre-established time span, the technology based upon use of flexible membranes does not assure effective test and burn-in
20 operations and this results in manufacturing unreliable products.

The manufacturing technique based upon provisional connection of the dies, on the other hand, due to the subsequent critical operation aimed at removing the connection, can cause severe damages to the pads, with resulting reliability problems in the dies as a function of
25 the time.

The adoption of sockets specially designed for micrometric pads aimed at contacting the dies turns out to be extremely expensive both due to the high cost of the sockets themselves and due to the difficulties to be faced in contacting/centering the dies, also in view of the
30 dimensions of the dies and of the pads.

Having all above mentioned circumstances in mind, the manufacturers of special applications, such as MCM/DCA (Multiple Chip Modulo/Direct Chip Assembly) are obliged to restrict the utilization field of the final products, to manufacture low level applications, to significantly
35 increase the re-working operations in order to eliminate the fault affected devices and, lastly, to increase the number of dies to be mounted, so as to utilize some of them as spare items.

It is an object of this invention to eliminate or at least substantially mitigate the above outlined drawbacks and disadvantages and to propose a solution the essential idea of which is to realize a dummy structure to be added to the die in order to enable both the singularized dies to be manipulated and the internal contact spots to be accessed, so as to carry out the testing/accelerated ageing operations, without significantly modifying the utilizability of the die with respect to its original structure.

The device according to this invention, therefore, belongs to the KGD class and it can be specifically designated as L.D.P., namely Leaded Die Package: it is comprised of the die which is mounted by means of double side adhesive tapes or glues (for instance epoxide/polyamide glues) on metal pins (dummy structure) and connected to them by means of micrometric gold wires, according to connection patterns defined in compliance with the kind of the device it is desired to realize and with the kind of die to be utilized therein.

The dummy or pseudo-structure according to this invention, also in its un-packaged embodiment, modifies the manipulation possibilities for the die so that it behaves just as if it were packaged in a conventional package and, therefore, it allows to obtain:

- an easier electric contact, as it is needed to carry out the electric testing and burn-in operations,
- a suitable mechanical strength in order to be manipulated during all manufacturing steps, without running any risk to damage it,
- a subsequent mechanic/electric contact on the plates/supports, for instance by means of tin soldering.

The dummy structure according to this invention can be realized in various embodiments, in order to meet the requirements of all manufacturing typologies of the dies, in particular:

- dies having connection pads arranged only in central lines,
- dies having peripheral connection pads arranged along two or all four side edges and, therefore, spaced from the central point of the dies,
- mixed dies, namely dies having a combination of the patterns described in the previous sections.

Further details, particulars and advantages of this invention will be evident from the following description with reference to enclosed

drawings wherein the preferred embodiments are shown by way of illustration and not by way of limitation.

In the drawings:

5 Figure 1 is a perspective view of a device according to this invention showing an embodiment in which the connection pads are arranged at the peripheral edges,

Figure 2 is a perspective view of a device according to this invention showing an embodiment in which the connection pads are arranged along central lines,

10 Figure 3 shows a further provided with centrally arranged connection pads similar to the one shown in Figure 2 but having pre-formed pins,

15 Figure 4 shows a further device provided with centrally arranged connection pads similar to the one shown in Figure 2, but having the pins realized by metallization on a substrate of plastic material,

Figure 5 is a cross-section view of a device provided with centrally arranged connection pads as in Figure 2 or in Figure 4,

20 Figure 6 is a perspective view of a device provided with centrally arranged connection pads, the die being mounted upon the support, before cutting away the pins from the latter, so as to obtain, for instance, the device shown in Figure 2,

Figures 7A and 7B are cross-section views showing two embodiments of the semi-packaging step of a die housed in a mold, by casting or injecting a resin therein,

25 Figure 8 is a top plan view of a die with a central array of connection pads, pin arrays arranged on four side edges and two conductive bars,

30 Figure 9 and 10 cross-section views taken along the longitudinal and transversal extensions of the bar according to corresponding arrows,

Figure 11 shows a semi-packaged die according to this invention with pre-formed pins, ready for use,

Figure 12 is a fragmentary view similar to Figure 11 in respect of a die provided with conductive bar.

35 By referring now broadly to the drawings, it can be observed that the dummy structure according to this invention comprises a set of feet or pins that can be made of metal, as they are in Figures 1, 2, 3 or 6,

or can be made by deposition of metal tracks upon a substrate of plastic material, such as kapton® , as in Figure 4. The pins are attached to the top surface of the die when a device with centrally aligned connection pads is involved or they can be affixed to the bottom surface of the die, when a device provided with peripheral connection pads is involved.

Furthermore, the pins can be coated by chemical or galvanic process with alloys or metals adapted to make a subsequent soldering step easier, such as tin/lead alloys, palladium, gold and like and they can also protrude from the concerned die in order to enable it to be mounted on a printed circuit board (pcb).

By specifically referring to Figure 1, a structure according to this invention can be observed in respect of an embodiment in which the connection pads are peripherally arranged, with the above mentioned pins affixed to the bottom surface of a die 11 and readily accessible by the connection or bonding wires 12.

By referring to Figure 2, a device is shown having the connection pads arranged along central lines and provided with pins affixed to the top surface of the die 11. In this Figure, the system adopted to affix the pins by means of a double-side adhesive tape or a suitable glue can be observed.

A device of the kind illustrated in Figure 3 strictly corresponds to the one illustrated in Figure 2, but it is provided with a distinctive feature that the pins 13 are pre-formed in order to promote or help assembling the concerned component on the printed circuit board as well as to accommodate the elongation differences due to thermal expansion of the materials of which the pins, the die and the printed circuit board are made.

By referring to Figure 4, an embodiment of a device provided with central connection pads can be observed, in which the pins 14 are realized as metallized tracks on the board of plastic material 15, which is affixed to the die 11 by means of a suitable double-side adhesive tape or a glue. The interconnections between the connection pads of the die and the metallized pins 14 are realized by means of conventional welded bonding wires 12.

Figure 5 illustrates an elevation cross-section view of a device according to this invention of the kind illustrated in Figure 2 or in Figure 4.

Figure 6 shows a perspective view of a die 11 assembled according to the construction of Figure 2 at a stage of the manufacturing process at which the cutting operation of the pins 10 from the metal support tape or strip 16 has not been carried out as yet.

5 By referring to Figures 7A and 7B, a step is shown in which the die under process is semi-packaged, in the sense that it is mounted in a semi-package that covers it only partially, so as to protect the bonding wires as well as the flanks of the die and to expose its major bottom surface (as it appears in the Figures), in order to also make the removal of
10 the heat therefrom easier.

In this operation, the die is housed in a suitable mold with its surface to be left exposed downwardly oriented and it is subsequently covered by injected or cast liquid resin.

15 By referring to Figures 8, 9 and 10, a chip is shown according to the preferred embodiment of this invention, of the type having the array of the connection pads arranged along an aligned central longitudinal row. It is characterized, in the first place, in that the pins intended for external connections are arranged according to a suitable distribution on all four side edges of the chip and not only two major side
20 edges, as in the prior art. In the second place, the presence is to be remarked of conductive bars corresponding to pins 1, 11 and 22, on one side, and 23, 34 and 44, on the other side. Such conductive bars having three or more contact points allow the ground potential and/or the power supply to be coupled to various points of the chip, thereby achieving a
25 resulting up-grading of the electrical performances of the device.

The assembly of these features appears to be particularly advantageous in devices of some kinds, namely: in all those devices in which heat is generated, since the suggestion according to this invention promotes the removal of any heat generated therein. The suggestion is
30 also advantageous in all devices presently having large dimensions, because they can be made smaller, due to elimination of some ground pins, as it is made possible by adoption of said ground bars; lastly, all those devices that, due to the significant length of the contact paths, are subject to degradation of their electrical performances, particularly at high
35 operation speed.

A further characteristic of this invention is to be identified in that the leadframe, considered as the assembly of the connection pins, is

of the so-called pre-bent or pre-formed type and this pre-formation is of small amount and, therefore, it can be directly and economically realized by the manufacturer of the leadframes, thereby leaving to the assembler of the chips the only burden to cut the pins of the leadframes to size and to realize semi-packaging of the dies, if desired. This feature is particularly distinctive of the chips according to this invention with respect to the chips of the prior art in which the pins of the leadframe are completely bent around the package, which needs to be done by means of a critic and expensive bending operation to be carried out by the same chip assembler and not by the leadframe manufacturer.

In this respect, reference is made to the paper "CSP with LOC Technology", The International Journal of Microcircuits and Electronic Packaging, Vol. 20, No. 2, Second Quarter 1997, disclosing a chip which is completely packaged and having pins completely bent around it.

In view of all above said, it can be understood that the flow chart of a typical manufacturing process for producing the structures according to this invention, in the un-packaged embodiment, includes the following steps:

- a) cutting the dies,
- b) mounting the dies according to requested electronic or physical map upon the metal multiple pattern support, by means of glues or double side adhesive tapes,
- c) connecting the connection pads of the die to the metal support according to the desired pre-established outlines, by means of soldered micrometric wires,
- d) cutting and separating the metal support,
- e) electrically testing,
- f) insertion into the burn-in sockets,
- g) burning-in,
- h) finally electrically testing,
- i) packing in reels or trays.

As far as the semi-packaged embodiment is concerned, the semi-packaging operation is carried out immediately after connecting the connection pads (step c)) and before cutting and separating the support (step d)) and, if necessary, for instance when said semi-package is realized by a liquid resin, it is followed by a resin curing operation.

It should be understood that, in particular circumstances or applications, also the burn-in operations can be considered as optional, but their omission should not be considered as a departure from the scope of this invention.

5 In view of all above set forth explanations, a number of advantages ought to be apparent with respect to the prior art.

Summarizing, it can be stated that, particularly in respect of unpackaged dies, components electrically controlled and free from infantile mortality effects are made available for utilization in direct assembly on ceramic supports, printed circuit boards (pcb) and like, without the need to utilize special expensive machinery, with further possibility to preliminarily connect them to supports to be subsequently removed or to encapsulate them in plastic containment casings.

10 In MCM or DCA applications, this invention enables the need to rework the final product, in order to separate any no more operative components after the test and burn-in operations on the printed circuit board, to be eliminated.

It is possible also to realize an increase in the overall yield of the product in MCM or DCA applications, in view of the fact that it is no more necessary to mount redundant additional dies on the printed circuit board, in order to substitute good components for any pieces failed or discarded during the electric test or the accelerated ageing procedures.

15 As it has been above mentioned, the dummy structure according to this invention, as a newly designed approach, provides welding points that are insensitive to the physical dimensions of the die. This result is highly advantageous, in that it eliminates the necessity to modify the design of the supports or of the printed circuit board in order to cope with the dimensional variations of the dies.

20 The preferred embodiments of this invention have been described and a number of variations have been suggested hereinbefore, but it should expressly be understood that those skilled in the art can make other variations and changes, without so departing from the scope of the following claims.

CLAIMS

1.- An un-packaged or semi-packaged, electrically tested electronic
 5 device, free from infantile mortality, characterized in that it comprises a
 silicon platelet or die (11) having a top surface and a bottom surface, in
 which an integrated circuit is realized externally accessible through a
 plurality of connection pads and an array of connection pins (10; 13; 14)
 10 which are mechanically and removably connected to said silicon die (11)
 by connection means and are electrically connected to the connection
 pads of said silicon die (11) by electric connection means (12).

2.- An electronic device according to claim 1, characterized in
 that said connection pads are arranged at the edges of one side of the
 15 silicon die (11) and said connection pins are affixed to the edges of the
 opposite side of said die (11).

3.- An electronic device according to claim 1, characterized
 in that said connection pads are arranged along a central line on a side of
 said silicon die (11) and said connection pins (10; 13) are attached to the
 20 edges of the same side of the die (11).

4.- An electronic device according to claim 2 or 3,
 characterized in that said connection means for removable attachment of
 said pins (10; 13) to said silicon die (11) are a double-side adhesive tape
 or a glue.

5.- An electronic device according to claim 4, characterized
 25 in that said connection pins (13) are of pre-formed type in order to
 accommodate the thermal expansion differences between the silicon die
 (11) and the circuit board on which it is mounted.

6.- An electronic device according to claim 1, characterized
 in that said array of connection pins are realized as metallized strips (14)
 30 on a board of plastic material (15) removably attached to said silicon die
 (11) by means of a double-side adhesive tape or glue.

7.- An electronic device according to claim 1, characterized in
 that said pins are obtained by cutting a continuous strip support (16) on
 which said silicon dies (11) are mounted.

8.- An electronic device according to claim 6 or 7,
 35 characterized in that said connection pins are distributed on all four side
 edges of the die.

9.- An electronic device according to claim 8, characterized in that said electric connection means between said connection pins (10; 13; 14) and the connection pads of said silicon die are made by welded micrometric bonding wires (12).

5 10.- An electronic device according to claim 9, characterized in that said semi-package covers the surface of the die where said connection pads are arranged together with their connections to the pins made by said bonding wires (12), as well as all flanks of the die, leaving the opposite surface of the die exposed.

10 11.- An electronic device according to claim 9, characterized in that it includes a three or more point, conductive bar aimed at distributing the electric ground potential or power supply to three or more points of the die.

15 12.- A process for manufacturing electrically tested electronic devices, free from infantile mortality, characterized in that, for manufacturing un-packaged devices, it comprises the following steps:

- a) cutting the dies,
- b) mounting the dies according to requested
electronic or physical map upon the metal multiple
pattern support, by means of glues or double side
20 adhesive tapes,
- c) connecting the connection pads of the die
to the metal support according to the desired pre-
established outlines, by means of soldered
25 micrometric wires,
- d) cutting and separating the metal support,
- e) electrically testing,
- f) insertion into the burn-in sockets,
- g) burning-in,
- 30 h) finally electrically testing,
- i) packing in reel or trays.

35 13.- A manufacturing process according to claim 12, characterized in that, as far as the semi-packaged devices are concerned, the semi-packaging operation is carried out with resin immediately after connecting the connection pads (step c)) and before cutting and separating the support (step d)) and, if necessary, it is followed by a resin curing operation.

14.- A manufacturing process according to claim 13, characterized in that said semi-packaging is carried out in a mold by utilizing a liquid resin.

14.- A manufacturing process according to claim 13, characterized in that said semi-packaging is carried out in a mold by utilizing a liquid resin.

UN-PACKAGED OR SEMI-PACKAGED ELECTRICALLY TESTED
ELECTRONIC DEVICE FREE FROM INFANTILE MORTALITY AND
PROCESS FOR MANUFACTURE THEREOF

5

ABSTRACT

An un-packaged or semi-packaged, electrically tested electronic device, free from infantile mortality, characterized in that it comprises a
10 silicon platelet or die (11) having a top surface and a bottom surface, in which an integrated circuit is realized externally accessible through a plurality of connection pads and an array of connection pins (10; 13; 14) which are mechanically and removably connected to said silicon die (11) by connection means and are electrically connected to the connection
15 pads of said silicon die (11) by electric connection means (12).

FIG. 1





FIG. 2






FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7A




FIG. 7B

FIG. 8




FIG. 9




FIG. 10




FIG. 11





FIG. 12

Declaration and Power of Attorney for Patent Application

Dichiarazione e procura ai fini della domanda di brevetto

Italian Language Declaration

Il sottoscritto inventore dichiara che:

La propria residenza, recapito postale e cittadinanza corrispondono a quanto indicato in calce, sotto la propria firma.

Ritiene di essere il primo ed unico inventore originale (se viene elencato in calce un solo nominativo) o il coinventore primo ed originale (se è elencato più di un nominativo) del oggetto rivendicato e per il quale il sottoscritto presenta domanda di brevetto. La invenzione in questione è chiamata

UN-PACKAGED OR SEMI-PACKAGED ELECTRICALLY TESTED ELECTRONIC DEVICE FREE FROM INFANTILE MORTALITY AND PROCESS FOR MANUFACTURE THEREOF.

e la sua descrizione è allegata alla presente Dichiarazione a meno che non sia spuntata la seguente casella:

☐ Il _____
è stata depositata una domanda di brevetto
statunitense numero o una domanda di brevetto
internazionale PCT numero _____
che è stata modificata il _____
(se applicabile).

Il sottoscritto dichiara in oltre di aver letto e compreso il contenuto della descrizione identificata in precedenza, rivendicazioni comprese, come modificati dall'eventuale modifica summenzionata.

Il sottoscritto riconosce l'obbligo di rivelare informazioni essenziali ai fini della determinazione della brevettabilità ai sensi del Titolo 37, Codice dei Regolamenti Federali, § 1.56.

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as state next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

the specification of which is attached hereto unless the following box is checked:

☐ was filed on _____
as United States Application Number or PCT
International Application Number _____
and was amended on _____
(if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control

Italian Language Declaration

Il sottoscritto rivendica con la presente la priorità prevista dal Titolo 35, Codice degli Stati Uniti, § 119(e)-(d) o § 365(b) in relazione a qualsiasi domanda o domande estere di brevetto o certificato di inventore, o dal Titolo 35, § 365(a) degli stessi Codice in relazione a qualsiasi domanda internazionale PCT nella quale è designato almeno un paese diverso dagli Stati Uniti, i suddetti domande e certificati essendo elencati sotto, e, spuntando les seguenti caselle, ha anche identificato sotto qualsiasi domanda estera di brevetto o certificato di inventore, o domanda internazionale PCT, la cui data di deposito preceda quella della domanda per la quale è rivendicata la priorità.

Prior Foreign Application(s)

Domande Estere Anteriori

RM 98-A/000014 Italy

(Number) (Country)
(Numero) (Nazione)

(Number) (Country)
(Numero) (Nazione)

Il sottoscritto rivendica con la presente i benefici previsti dal Titolo 35, Codici degli Stati Uniti, § 119(e), in relazione a qualsiasi domanda o domande provvisorie degli Stati Uniti elencate sotto.

(Application No.) (Filing Date)
(N° della domanda) (Data di deposito)

(Application No.) (Filing Date)
(N° della domanda) (Data di deposito)

Il sottoscritto rivendica con la presente i benefici previsti dal Titolo 35, Codice degli Stati Uniti, § 120, in relazione a qualsiasi domanda o domande statunitensi, o dal Titolo 35, § 365(c) degli stessi Codice in relazione a qualsiasi domanda internazionale PCT nella quale sono designati gli Stati Uniti, i suddette domande essendo elencate sotto e, nella misura in cui l'oggetto di ciascuna rivendicazione di questa domanda non sia stato esposto nella domanda statunitense o internazionale PCT anteriore nel modo previsto dal primo paragrafo del Titolo 35, Codice degli Stati Uniti, § 112, riconosce l'obbligo di rivelare informazioni essenziali ai fini della determinazione della brevettabilità ai sensi del Titolo 37, Codici dei Regolamenti Federali, § 1.56, le quali diventino disponibili durante il periodo compreso tra la data di deposito della domanda anteriore e la data di deposito nazionale o internazionale PCT della presente domanda.

(Application

No.) (Filing Date)
(N° della domanda) (Data di deposito)

(Application No.) (Filing Date)
(N° della domanda) (Data di deposito)

Con la presente, il sottoscritto dichiara veritiere tutte le affermazioni contenute in questa domanda in relazione alle proprie conoscenze e di ritenere vere tutte le affermazioni o informazioni presentate. Dichiara inoltre che tali asserzioni sono state espresse nella piena consapevolezza che le dichiarazioni intenzionalmente false sono punibili con una multa, l'incarcerazione o entrambe, ai sensi della Sezione 1001 del Titolo 18 del Codice degli Stati Uniti e che tali dichiarazioni intenzionalmente false possono mettere a repentaglio la validità della domanda o di qualsiasi brevetto rilasciato in merito.

I hereby claim foreign priority under Title 35, United States Code, § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate or PCT International application having a filing date before that of the application on which priority is claimed.

Priority Not Claimed
Diritto di priorità non rivendicato

12th January 1998

NO

(Day/Month/Year Filed)
(Giorno/Mese/Anno di deposito)

(Day/Month/Year Filed)
(Giorno/Mese/Anno di deposito)

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below.

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s), or § 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application.

(Status) (patented, pending, abandoned)
(Stato) (concessione di brevetto, in corso di esame, abbandono)

(Status) (patented, pending, abandoned)
(Stato) (concessione di brevetto, in corso di esame, abbandono)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Italian Language Declaration

PROCURA: Il sottoscritto inventore nomina con la presente il seguente avvocato o avvocati e/o agente o agenti al fine di istruire questa pratica e di condurre tutte le operazioni ad essa pertinenti presso l'Ufficio dei Brevetti e Marchi di Fabbrica: (Elencare il nome ed il numero di matricola).

Inviare le corrispondenza a:

Telefonare a: (nome e numero telefonico)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: (list name and registration number).

Steven W. Collier (42429)	Joseph A. DeGrandi (17446)
Thomas L. Evans (35805)	Carolyn A. Favorito (39183)
Herbert M. Hanegan (25682)	J. Rogers Lunsford, III (29405)
Michael A. Makuch (32263)	William F. Rauchholz (34701)
Dennis C. Rodgers (32936)	Charles L. Warner, II (32320)
Robert G. Weilacher (20531)	Richard G. Young (20628)

Send all correspondence to:

Smith, Gambrell & Russell, LLP

Beveridge, DeGrandi, Weilacher & Young Intellectual Property Gr.
1850 M Street, N.W. (Suite 800), Washington, D.C. 20036.

Direct all phone calls to (202) 659-2811.

All facsimiles may be sent to (202) 659-1462.

Nome e cognome dell'unico o del primo inventore Francesco BETORI		Full name of sole or first inventor	
Firma dell'inventore <i>Francesco Betori</i>	Data 28th June 1998	Inventor's signature	Date
Residenza c/o EEMS ITALIA S.p.A. - Viale delle Scienze		Residence 02015 CITTADUCALE(RI), Italy	
Cittadinanza Italian	Citizenship		
Recapito postale Viale delle Scienze - 02015 CITTADUCALE(RI)		Post Office Address Italy	
Nome e cognome dell'eventuale secondo coinventore		Full name of second joint inventor, if any	
Firma del secondo coinventore	Data	Second Inventor's signature	Date
Residenza		Residence	
Cittadinanza		Citizenship	
Recapito postale		Post Office Address	

(Fornire le stesse informazioni e le firme del terzo e degli ulteriori coinventori.)

(Supply similar information and signature for third and subsequent joint inventors.)